

# Lab Note Book

## lab1-9

Create by/Juddo Abaker

For Lab 6 My :Lab Partners for the Simulations and results were Jose Alberto Tapia

For Lab 6 My :Lab Partners for the Simulations and results were Steve Kepler and Jarry clark

For Lab (3,4,5,7,8,9) My :Lab Partners Steve Kepler for the Simulations and results

# Logic Levels Lab 1

Lab 1 – Logic Levels

Names: \_\_\_Jose Alberto Tapia\_\_\_, \_\_\_ Juddo Abaker\_\_\_

Date: \_\_\_9/8/17\_\_\_

The purpose of this lab is to:  
Learn how to create logic levels for digital circuits using switches and resistors.

Select four 10kohm resistors.  
Measure and record the resistance of each resistor.

Equipment needed:

- 1 – Digital Multimeter
- 4 – 10Kohm
- 1 – 4 position dip switch

Using Multisim simulate Figure 1 for each voltage level and record in Table 1. Then build and test and measure each voltage level and record in Table 1




Figure 1- Lab 1 Schematic

	Simulated		Test	
	Open	Closed	Open	Closed
VA	5 V	0 V	5.03 V	0 V
VB	5 V	0 V	5.03 V	0 V
VC	0 V	5 V	0 V	5.03 V
VD	0 V	5 V	0 V	4.97 V

Table 1 (Simulation vs Test)

Observations: \_\_\_Resistors: 10.016 K, 9.874 K, 9.701 K, 9.875 K.

\_\_\_\_\_ We observed how in a simulated environment, the values tend to neglect any other variables that could affect the outcome. Meanwhile, in the lab we noticed how values tend to change with what the professor says is the result of variable such as friction or heat that tends to change the measured voltage coming from the resistors.

---



---



---

Lecture2.ms14



Design 1-lacture2.ms14

calculation

2	1	0	210
200	10	0	

calculation2.

2	1	0	210
200	10	0	
1	0	0	
4	2	1	
4	0	0	
			100

# Lecture(2)a-11

lecture2a-11					
0	0	0	0 0000	0 0	
0	0	0	1 0001	1 1	
0	0	1	0 0010	2 2	
0	0	1	1 0011	3 3	
0	1	0	0 0100	4 4	
0	1	0	1 0101	5 5	
0	1	1	0 0110	6 6	
0	1	1	1 0111	7 7	
1	0	0	0 1000	8 8	
1	0	0	1 1001	9 9	
1	0	1	0 1010	10 A	
1	0	1	1 1011	11 B	
1	1	0	0 1100	12 C	
1	1	0	1 1101	13 D	
1	1	1	0 1110	14 E	
1	1	1	1 1111	15 F	

# Lecture(1)silde(20)

2	1	0	210
200	10	0	
1	0	0	
4	2	1	
4	0	0	
			100

# Lecture(1)slide(21)

8	4	2	1	Decimal value	Binary	Decimal	Octal	Hexadecimal
0	0	0	0		0 0000		0 00	00
0	0	0	1		1 0001		1 01	01
0	0	1	0		2 0010		2 02	02
0	0	1	1		3 0011		3 03	03
0	1	0	0		4 0100		4 04	04
0	1	0	1		5 0101		5 05	05
0	1	1	0		6 0110		6 06	06
0	1	1	1		7 0111		7 07	07
1	0	0	0		8 1000		8 10	08
1	0	0	1		9 1001		9 11	09
1	0	1	0		10 1010		10 12	0A
1	0	1	1		11 1011		11 13	0B
1	1	0	0		12 1100		12 14	0C
1	1	0	1		13 1101		13 15	0D
1	1	1	0		14 1110		14 16	0E
1	1	1	1		15 1111		15 17	0F



# Lab(2)

# Lecture(2)

lecture2a-1																	
1	0	0	1	1													
16	8	4	2	1													
16	0	0	2	1													
				19													
lecture 2a				-2							lecture2a-3						
1	1	0	1	1					1	0	1	1	0	1	0	1	
16	8	4	2	1					128	64	32	16	8	4	2	1	
16	8	0	2	1			27		128	0	32	16	0	4	0	1	181
				11011=27												10110101=181	
lecture2a-4						lecture2a-5											
1	0	1	1	0	0					1	0	0	1	1	0	0	
32	0	8	4	0	1		45			64	0	0	8	4	0	0	76
lecture2a-6						lecture2a-7											
45 101101						76 1001100											

# Lecture 2a(12)

lectuer2a-12	(HEX-DEC)			
848				
3	5	6		
256	16	1		
768	80	6	854	
			356	
848				
2 A	F			
2	10	15		
256	16	1		
512	160	15	687	
			2AF	
1 B	C		2	
	11	12	2	
	256	16	1	
		192	2	194
				C2

# Lab(3) – Logic Gates

EECT112

Lab 3 – Logic Gates

Names: STEVE KEPLER ARAKER  
 Date: 9-29-17

The purpose of this lab is to:  
 Learn how to test AND and OR logic gates.


Select two 10kohm resistors.  
 Measure and record the resistance of each resistor.

Equipment needed:

- 1 – Digital Multimeter
- 2 – 10Kohm
- 1 – 4 position dip switch
- 1 – 74LS08
- 1 – 74LS32

S1	S2	SIM	LAB
CLOSE	CLOSE	0V	0.16V
CLOSE	OPEN	0V	0.16V
OPEN	CLOSE	0V	0.16V
OPEN	OPEN	5V	4.38V

Using Multisim simulate Figure 1 for each voltage level and record in Table 1. Then build, test and measure each voltage level and record in Table 1




	Simulated		Test	
	Open	Closed	Open	Closed
S1				
S2				

Table 1 (Simulation vs Test)


Figure 1- Lab 3 Schematic

Using Multisim simulate Figure 2 for each voltage level and record in Table 2. Then build, test and measure each voltage level and record in Table 2

# Lab(3)-photo(1)



# Lab(3)photo(2)



# Gate1-6 calculation

ckt1 or Gate			ckt2 AND Gate			ckt3 NAND Gate			ckt4 Nor Gate			ckt5 XOR Gate			ckt6 X NOR Gate			
A	B	out	A	B	out	A	B	out	A	B	out	A	B	out	A	B	out	
0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	1
0	1	1	0	1	1	0	0	1	1	0	1	0	0	1	1	0	1	0
1	1	1	1	1	1	0	1	1	1	1	1	0	1	1	1	1	1	0
1	0	1	1	1	0	1	1	0	0	1	0	0	1	0	0	1	0	1

Gate(3)



Gate(3).ms14



Mid-T-lab6

Mid-T-part2

# Lab(4)

EECT112 – 50C

Lab 4 – Lecture 3b Slide 3

Names: Jordan Abakye Steve Keperwa  
 Date: 10/6/17

The purpose of this lab is to:  
 Learn more about describing Logic Circuits algebraically.

Select three 10kohm resistors.  
 Measure and record the resistance of each resistor.

Equipment needed:

- 1 – Digital Multimeter
- 3 – 10Kohm
- 1 – 4 position dip switch
- 1 – 74LS08
- 1 – 74LS32

$$V = IR$$

$$0 = (0)(10k)$$

$$I = \frac{V}{R} = \frac{5}{10,000}$$

$$= .5 mA$$

Using Multisim simulate Figure 1 for each voltage level and record in Table 1. Then build, test and measure each voltage level and record in Table 1




Figure 1- Lab 4 Schematic

	Simulated		Test	
	Open	Closed	Open	Closed
S1				
S2				
S3				

Table 1 (Simulation vs Test)

	S1	S2	S3	sim	test	LAB
	0	0	0	0	0	0
	0	0	1	1	1	1
	0	1	0	0	0	0
	0	1	1	1	1	1
	1	0	0	0	0	0
	1	0	1	1	1	1
	1	1	0	0	0	0
	1	1	1	1	1	1

Mid-T-part3

# Lab(4)-test

S1	S2	S3	$1*2$	$(1*2)+3$	
0	0	0	0	0	FALSE
0	0	1	0	1	TRUE
0	1	0	0	0	FALSE
0	1	1	0	1	TRUE
1	0	0	0	0	FALSE
1	0	1	0	1	TRUE
1	1	0	1	1	TRUE
1	1	1	1	1	TRUE
S1	S2	S3	$1+2$	$(1+2)*3$	
0	0	0	0	0	FALSE
0	0	1	0	0	FALSE
0	1	0	1	0	FALSE
0	1	1	1	1	TRUE
1	0	0	1	0	FALSE
1	0	1	1	1	TRUE
1	1	0	1	0	FALSE
1	1	1	1	1	TRUE

Mid-T-part5









Midterm.ms14

Mid-2



Midterm2.ms14

lab5

lab7



Lab-(7).pdf

# Lab 7 – Circuit Reduction (Part 1)

Lab 7 – Circuit Reduction (Part 1)

Names: Brett Barnett, Steve Kepler, Judd Abaker

Date: 27 October 2017

The purpose of this lab is to:

Learn how to reduce a circuit design down to the smallest size using the 17 Theorems and Karnaugh maps. Part 2 will explore how to reduce the circuit.

Select two 10kohm resistors.

Measure and record the resistance of each resistor.

Equipment needed:

1 – Digital Multimeter

3 – 10Kohm

1 – 4 position dip switch

1 – 74LS04 Hex Inverter

1 – 74LS00 Quad NAND

1 – 74LS11 Triple 3 input AND

1 – 74LS32 Quad OR

Using Multisim simulate Figure 1 for each input and record in Table 1. Then build and test circuit and record in Table 1

Lecture(4)slide3



4-3.ms14

Lecture(4)slide4



4-4.ms14

Lecture(4)slide5





Lecture 4 - Slide 5.ms14



# Lecture(4)slide(5)

Lecture (4) slide(5)				
A	B	C	Output 1	Output 2
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	0
1	0	0	0	0
1	0	1	0	0
1	1	0	1	1
1	1	1	0	0



# Lab 8 – Circuit Reduction (Part 2)

## Lab 8 – Circuit Reduction (Part 2)

Names: Juddo Abaker, Brett Barnett, Steve Kepler  
Date: 10 November 2017

The purpose of this lab is to:  
Learn how to reduce a circuit design down to the smallest size using the 17 Theorems and Karnaugh maps. Part 2 will explore how to reduce the circuit. You will also need the results of Lab 7.

Select three 10kohm resistors.  
Measure and record the resistance of each resistor.

Equipment needed:

- 1 – Digital Multimeter
- 3 – 10Kohm
- 1 – 4 position dip switch
- 1 – 74LS04 Hex Inverter
- 1 – 74LS08 Quad AND
- 1 – 74LS32 Quad OR

Using Multisim simulate Figure 1 for each input and record in Table 1. Then build and test circuit and record in Table 1







Figure 1- Lab 8 Schematic














# Datasheets for all Parts used in this Lab Notebook

**SN5400, SN54LS00, SN54S00  
SN7400, SN74LS00, SN74S00  
QUADRUPLE 2-INPUT POSITIVE-NAND GATES**  
SOL8025 - DECEMBER 1983 - REVISED MARCH 1985

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

**description**  
These devices contain four independent 2-input NAND gates.

The SN5400, SN54LS00, and SN54S00 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN7400, SN74LS00, and SN74S00 are characterized for operation from 0°C to 70°C.

**FUNCTION TABLE (each gate)**

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H
X	X	H

**logic symbol**

**SN5400 ... J PACKAGE (TOP VIEW)**

**SN5400 ... W PACKAGE (TOP VIEW)**

**SN54LS00, SN54S00 ... FK PACKAGE (TOP VIEW)**

**logic diagram (positive logic)**

NC - No internal connection

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1988, Texas Instruments Incorporated

**SN5404, SN54LS04, SN54S04,  
SN7404, SN74LS04, SN74S04  
HEX INVERTERS**  
SOL8029C - DECEMBER 1983 - REVISED JANUARY 2004

- Dependable Texas Instruments Quality and Reliability

**description/ordering information**  
These devices contain six independent inverters.

**SN5404 ... J PACKAGE (TOP VIEW)**

**SN5404 ... W PACKAGE (TOP VIEW)**

**SN54LS04, SN54S04 ... FK PACKAGE (TOP VIEW)**

NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2004, Texas Instruments Incorporated



Learn how to reduce a circuit design down to the smallest size using the 17 Theorems and Karnaugh maps. Part 2 will explore how to reduce the circuit. You will also need the results of Lab 7.

Select three 10kohm resistors.  
Measure and record the resistance of each resistor.

Equipment needed:

- 1 – Digital Multimeter
- 3 – 10Kohm
- 1 – 4 position dip switch
- 1 – 74LS04 Hex Inverter
- 1 – 74LS08 Quad AND
- 1 – 74LS32 Quad OR

Using Multisim simulate Figure 1 for each input and record in Table 1. Then build and test circuit and record in Table 1


Control Circuit

SOP Solution

POS Solution

Figure 1- Lab 8 Schematic







Lab9-1to 3 clock using JK Flops and 555 Timer





**Lab(9)-A-B.pdf**






















Tektronix TDS 220 TWO CHANNEL DIGITAL REAL-TIME OSCILLOSCOPE

100 MHz  
1 GS/s

D4081

D40106



SAVE/RECALL

UTILITY

POSITIVE

CURSOR

CH1 MENU

VOLTS


5V

PROBE COMP  
~ 5V

CH 1

Tektronix TDS 220 TWO CHANNEL DIGITAL REAL-TIME OSCILLOSCOPE

100 MHz  
1 GS/s



SAVE/RECALL MEASURE ACQUIRE AUTOSET  
UTILITY CURSOR DISPLAY HARDSCOPY

VERTICAL HORIZONTAL

POSITION POSITION POSITION

CURSOR 1 MATH CURSOR 2

CH 1 MENU CH 2 MENU HORIZONTAL MENU

VOLTS/DIV VOLTS/DIV SEC/DIV

5V 5V 5s

PROBE COMP ~ 5V J/L CH 1 CH 2 EXT TRIG




Tektronix

TDS 220

TWO CHANNEL  
DIGITAL REAL-TIME OSCILLOSCOPE

100 MHz  
1 GS/s



SAVE/RECALL

MEASURE

UTILITY

CURSOR

VERTICAL

POSITION

POS

CURSOR 1

MATH

CH 1

CH


VOLTS/DIV

VOLTS/


PROBE COMP  
~ 5V JL


CH 1


CH 2










































Tektronix TDS 220 TWO CHANNEL DIGITAL REAL-TIME OSCILLOSCOPE

100 MHz  
1 GS/s

D4081

D40106



SAVE/RECALL

UTILITY

POSITIVE

CURSOR

CH1 MENU

VOLTS


5V

PROBE COMP  
~ 5V

CH 1

Tektronix TDS 220 TWO CHANNEL DIGITAL REAL-TIME OSCILLOSCOPE

100 MHz  
1 GS/s



SAVE/RECALL MEASURE ACQUIRE AUTOSET  
UTILITY CURSOR DISPLAY HARCOPY

VERTICAL HORIZONTAL

POSITION POSITION POSITION

CURSOR 1 MATH CURSOR 2

CH 1 MENU CH 2 MENU HORIZONTAL MENU


VOLTS/DIV VOLTS/DIV SEC/DIV

5V 5V 5s

PROBE COMP ~ 5V J/L CH 1 CH 2 EXT TRIG

Tektronix TDS 220 TWO CHANNEL DIGITAL REAL-TIME OSCILLOSCOPE

100 MHz  
1 GS/s



SAVE/RECALL MEASURE ACQUIRE AUTOSET  
UTILITY CURSOR DISPLAY HARDSHOTS

VERTICAL HORIZONTAL

POSITION POSITION POSITION

CURSOR 1 MATH CURSOR 2

CH 1 MENU CH 2 MENU HORIZONTAL MENU

VOLTS/DIV VOLTS/DIV SEC/DIV

5V 5V 5s

PROBE COMP ~ 5V J/L CH 1 CH 2 EXT TRIG





Lab(9).ms14



Lab(9)-1.ms14

# Lab9-Bit counter



# Lab(9)-1.ms14



555.ms14

# Counter with flip-flops

