EECT112 - 50C

Lab 1 – Logic Levels

 Names: _____Jose Alberto Tapia_____, ____
 Juddo Abaker _____

 Date: _____9/8/17_____

The purpose of this lab is to:

Learn how to create logic levels for digital circuits using switches and resistors.

Select four 10kohm resistors. Measure and record the resistance of each resistor.

Equipment needed:

1 – Digital Multimeter

- 4 10Kohm
- 1 4 position dip switch

Using Multisim simulate Figure 1 for each voltage level and record in Table 1. Then build and test and measure each voltage level and record in Table 1



	Sim	ulated	Test		
	Open	Closed	Open	Closed	
VA	5 V	0 V	5.03 V	0 V	
VB	5 V	0 V	5.03 V	0 V	
VC	0 V	5 V	0 V	5.03 V	
VD	0 V	5 V	0 V	4.97 V	

Table 1 (Simulation vs Test)

Figure 1- Lab 1 Schematic

Observations: ____ Resistors: 10.016 K, 9.874 K, 9.701 K, 9.875 K.

_____We observed how in a simulated environment, the values tend to neglect any other variables that could affect the outcome. Meanwhile, in the lab we noticed how values tend to change with what the professor says is the result of variable such as friction or heat that tends to change the measured voltage coming from the resistors.

EECT112 - 50C

Lab 3 – Logic Gates

Names: STEVE LEPLER ARAKER 9-29 Date:

The purpose of this lab is to: Learn how to test AND and OR logic gates.

Select two 10kohm resistors. Measure and record the resistance of each resistor.

Equipment needed:

- 1 Digital Multimeter
- 2 10Kohm
- 1-4 position dip switch
- 1-74LS08
- 1 74LS32

0.0	Contraction of the second s	States and the states of the
52	SIM	LAB
<lose< td=""><td>0 v</td><td>0.16V</td></lose<>	0 v	0.16V
OPEN	0	0-16V
CLOSE	0~	0-16V
OPEN	5 🗸	4-38V
	S2 CLOSE OPEN CLOSE OPEN	SZ SIM CLOSE OV OPEN OV CLOSE OV OPEN 5V

Using Multisim simulate Figure 1 for each voltage level and record in Table 1. Then build, test and measure each voltage level and record in Table 1



Figure 1- Lab 3 Schematic

Using Multisim simulate Figure 2 for each voltage level and record in Table 2. Then build, test and measure each voltage level and record in Table 2



	Sim	Simulated		Test	
	Open	Closed	Open	Closed	
S1					
S2			X		

Table 2 (Simulation vs Test)

Figure 2 - Lab 3 Schematic

		and the second sec		
	SI	52	SIM	LAB
And the second	CLOSE	CLOSE	ov	0.121
	CLOSE	OPEN	SV	4-06V
	DIPEN	CLOSE	SV	4-06V
	OPEN	OPEN	ev	4-065

SWITCH CLOSED = LOGIC SWITCH OPEN = LOGIC

 \bigcirc

1

Observations:

EECT112 - 50C

Lab 4 – Lecture 3b Slide 3

Names: Juddo Abake Steve KEPCER Date: 10/6/17

The purpose of this lab is to: Learn more about describing Logic Circuits algebraically.

Select three 10kohm resistors. Measure and record the resistance of each resistor.

Equipment needed:

1 – Digital Multimeter
 3 – 10Kohm
 1 – 4 position dip switch
 1 – 74LS08
 1 – 74LS32

V = 1 R0 = (0)(10E) $\bar{I} = \frac{V}{R} = \frac{5}{10,000}$ = .5 mA

Using Multisim simulate Figure 1 for each voltage level and record in Table 1. Then build, test and measure each voltage level and record in Table 1



Using Multisim simulate Figure 2 for each voltage level and record in Table 2. Then build, test and measure each voltage level and record in Table 2



Figure 2 - Lab 4 Schematic

	Sim	ulated	∕ Test			
	Open	Closed	Open	Closed		
S1						
S2						
S 3						

Table 2 (Simulation vs Test)

				00	T
	SI	S 2	53	SIM	LAB
	0	0	0		0
	0	0	(0
	0	۱	0		0
	0	۱	١		l
_	1	C	> 0		\sim
	t	C			1
	l	- (J		\mathcal{O}
 	1	1	1]
					× 1

Observations:	IOKR	REFISTERS	Do	NOT	WOAR	RELIABLY.
1652	Dock.					
1 						

LABY

FIGURE 1 AND /OD

AN		102	_	
S1	S2	\$3	1*2	(1*2)+3
0	0	0	0	0
0	0	1	0	1
0	1	0	0	0
0	1	1	0	1
1	0	0	0	0
1	0	1	0	1
1	1	0	1	1
1	1	1	1	1

False 0.07 0.07 1kS2TRUE -46FALSE 1.41 0.07 4-46FALSE 1.41 0.07TRUE -4.40FALSE 1.41 0.07TRUE -4.40TRUE -4.40TRU

FIGURE 2

0	R/	AND				
\$1	S2	S3	1+2	(1+2)*3		10-13
0	0	0	0	0	FALSE	0-15
0	0	1	0	0	FALSE	0-3
0	1	0	1	0	FALSE	0-13
0	1	1	1	1	TRUE	4-1+2
1	0	0	1	0	FALSE	0.13
1	0	1	1	1	TRUE	4042
1	1	0	1	0	FALSE	10-14
1	1	1	1	1	TRUE	4.42
						1-13

Lab 7 – Circuit Reduction (Part 1)

Names: BRETT BARNETT, JUDDO ADAKER, STEVE KEPLER Date: 10-27-17

The purpose of this lab is to:

Learn how to reduce a circuit design down to the smallest size using the 17 Theorems and Karnaugh maps. Part 2 will explore how to reduce the circuit.

Select two 10kohm resistors.

Measure and record the resistance of each resistor.

Equipment needed:

- 1 Digital Multimeter
- 3 10Kohm
- 1-4 position dip switch
- 1 74LSO4 Hex Inverter
- 1-74LS00 Quad NAND
- 1-74LS11 Triple 3 input AND
- 1 74LS32 Quad OR

 $\overline{A \cdot B} = \overline{A} + \overline{B}$ $\overline{A + B} = \overline{A} \cdot \overline{B}$

Using Multisim simulate Figure 1 for each input and record in Table 1. Then build and test circuit and record in Table 1



Figure 1- Lab 7 Schematic

A.C.

AC(B+E) + ABAC + AB

Α	В	С	Output	
0	0	0	0	
0	0	1	0	
0	1	0	D	
0	1	1	0	
1	0	0	I	
1	0	1		
1	1	0	Ø	
1	1	1	1	

		Tes	st
Α	В	С	Output
0	0	0	0
0	0	1	0
0	1	0	Ø
0	1	1	D
1	0	0	1
1	0	1	4
1	1	0	0
1	1	1	I.



Table 2 Karnaugh Map of circuit

Table 1 Simulation vs Test

AC + AB

Using simulation and test results complete the Karnaugh Map in Table 2 and express the Boolean results in SOP and POS format.

Observations:_____

Lab 8 – Circuit Reduction (Part 2)

Names: Juddo Abaker, Brett Barnett, Steve Kepler Date: 10 November 2017

The purpose of this lab is to:

Learn how to reduce a circuit design down to the smallest size using the 17 Theorems and Karnaugh maps. Part 2 will explore how to reduce the circuit. You will also need the results of Lab 7.

Select three 10kohm resistors. Measure and record the resistance of each resistor.

Equipment needed:

- 1 Digital Multimeter
- 3 10Kohm
- 1-4 position dip switch
- 1 74LS04 Hex Inverter
- 1 74LS08 Quad AND
- 1 74LS32 Quad OR

Using Multisim simulate Figure 1 for each input and record in Table 1. Then build and test circuit and record in Table 1



Figure 1- Lab 8 Schematic

	Simulated						
				Out	put		
А	В	С	Lab 7	SOP	POS		
0	0	0	0	0	0		
0	0	1	0	0	0		
0	1	0	0	0	0		
0	1	1	0	0	0		
1	0	0	1	1	1		
1	0	1	1	1	1		
1	1	0	0	0	0		
1	1	1	1	1	1		

Test					
				Output	
А	В	С	Lab 7	SOP	POS
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	0	0	0
0	1	1	0	0	0
1	0	0	1	1	1
1	0	1	1	1	1
1	1	0	0	0	0
1	1	1	1	1	1

Table 1 Simulation vs Test

Observations:_____

Lab 9 – 1 to 3 clock using JK Flip Flops and 555 Timer

Names: STEVE KEPIER, JUDDO ABAKER Date: 12-1-2017

The purpose of this lab is to:

Many times you can use multiple harmonically related clocks to test a combinational circuits. The Purpose of this lab is to show students how to create a small multiple clock counter circuit that uses JK Flip Flops and a 55 Time

Equipment needed:

- 1 555 Timer
- 1 1Kohm
- 1 4 position dip switch
- 2 74LS73 Dual JK flip flop with clear
- 2 Resistors (To Be Designed)
- 2 Capacitors (To Be Designed)

Using Multisim simulate design and build a very low frequency clock using a 555 Timer, two resistors and two capacitors. To do this you will need to use the datasheet, Excel and Multisim. Record the component and performance values in Table 1



Figure 1 - Lab 9 Astable Oscillator (Clock)





Table 1 Simulation vs Test

